A S 2-D scaling reaches the end of its roadmap, 3-D integration provides exciting opportunities to go beyond its limits. The ability to integrate circuits in the 3rd dimension not only enables power/performance improvements through interconnect and logic reductions, and higher packing density with smaller footprint compared vs. 2-D, but also opens up possibilities for heterogeneous technologies that are multi-scale in nature, with potentially orders of magnitude improved efficiencies. This special issue sought papers on revolutionary 3-D integration directions including nanoscale monolithic and fine-grained 3-D CMOS, 3-D near memory, 3-D cognitive and heterogenous computing approaches. Particular emphasis was on (1) novel fabric concepts that can enable efficient implementation of logic and memory in 3-D leveraging new materials, devices and circuit integration concepts, (2) 3-D connectivity, 3-D logic and near-memory processing, (3) exploration of monolithic 3-D CMOS design methodologies and trade-offs, (4) unconventional computing paradigms such as neuromorphic, probabilistic, sparse data and others, enabled by 3-D integration. The special issue received wide attention. Researchers from USA, Italy, Singapore, China, and India submitted 14 papers, out of which 4 were selected.
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One of the papers selected in this special issue was by Ming Yu Li, Jiajun Shi, Mostafizur Rahman, Santosh Khasanvis, Sachin Bhat and C Andras Moritz titled "Skybridge-3D-CMOS: A Fine-Grained 3D CMOS Integrated Circuit Technology" [item 1) in the Appendix]. Truly vertical CMOS has been elusive so far due to complex requirements of customized routing and regional dopings for CMOS circuits. Relying on vertical nanowire templates as building blocks, the authors reported a new kind of 3-D IC CMOS technology where device, circuit, connectivity/routability and heat management were addressed in an integrated manner to overcome limitations in more conventional gate-level and transistor-level stacked 3D designs. The routability benefits were achieved by architecting fabric level features and co-designing circuit, layout and placements in 3-D, utilizing both the horizontal and vertical dimensions in novel ways. The projected benefits were significant; an order of magnitude benefits in terms of density was reported for used examples, with potential to even higher benefits on larger-scale chip design -up to two orders magnitude.
Two papers were selected in the special issue that addressed strategies for design, connectivity and near-memory processing Digital Object Identifier 10.1109/ TNANO.2018.2799398 in monolithic 3-D. Die to die and layer to layer bonding with high-density Vias are effective for integrating heterogeneous chips. One of the most attractive applications of such heterogeneous integration would be to combine memory and logic chips in 3-D. Currently, the delay associated with data transfer from off-chip memory to logic unit is one of the bottlenecks that adversely affect processor's performance; having logic and memory units closer together in a vertical manner can significantly improve the performance. Ye Yu and Niraj K Jha's paper titled "Energy-Efficient Monolithic 3D on-Chip Memory Architectures" [item 2) in the Appendix] discussed strategies for memory interfacing in monolithic 3-D; various memory integration directions were shown including DRAM, resistive RAM and nanotube RAM. Authors showed how high-density 3-D Vias can be effective in reducing memory latency. New memory read/write schemes and adaptive power-down policy was shown for high performance and energy efficiency.
Another paper selected in this category was from Yarui Peng, Dusan Petranovic, Kambiz Samadi, Pratyush Kamal, Yang Du and Sung Kyu Lim titled "Inter-die Coupling Extraction and Physical Design Optimization for Face-to-Face 3D ICs" [item 3) in the Appendix]. Die to die coupling between faceto-face bonded 3-D ICs is becoming an important concern for power and signal integrity. The authors presented detailed design methodology for the die to die 3-D ICs, and showed the effect of inter-die coupling across multiple technologies from 28 nm to 7 nm. The developed methodology is able to handle design space exploration, and was shown to reduce extraction and timing error significantly.
The final paper selected for the special issue was in the category of unconventional computing paradigms in 3-D by Hentao Huang, Leibin Ni, Kenwen Wang, Yuangang Wang and Hao Yu titled "A Highly-parallel and Energy-efficient 3D Multilayer CMOS-RRAM Accelerator for Tensorized Neural Network" [item 4) in the Appendix]. Machine learning hardware could enable intelligent computing in a chip and usher in an era where computers can learn and predict. 3-D integration can lead the way forward for intelligent hardware by bridging the gap between memory access and processing. Hentao's paper introduces a 3D multi-layer CMOS-RRAM accelerator for tensorized neural network and shows the implementation of matrixvector multiplication, a necessary computing block for neural networks, by leveraging heterogenous 3-D integration and finegrained connectivity. Their simulation results on MNIST benchmarks showed considerable benefits and potential.
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